ARIA FPGA Technician R)

The University of Surrey is a global community of ideas and people, dedicated to life-changing education and research. 

We are ambitious and have a bold vision of what we want to achieve - shaping ourselves into one of the best universities in the world, which we are achieving through the talents and endeavour of every employee.  

Our culture empowers people to achieve this aim and to collectively, and individually, make a real difference.  

The Role

To provide FPGA and VHDL programming and technician support to the laser payload being developed under the ARIA Photonics Project in Surrey Space Centre. 

ARIA Photonics aims to develop critical signal processing avionics and robust all-fibre architecture for space-based laser systems to enable a new, innovative generation of smaller, lighter, more resilient portable isotopologue and ppb sensing to deliver a step change in both performance and cost.

This relies on adapting telecoms industry COTS components and software radio FPGA/DSP techniques towards a new all-fibre space-qualified stabilised laser systems for geodesy with equivalent performance to laboratory systems. A flexible digital control system will enable automated operation in harsh environments, with full testing in simulated space environments undertaken.

Key Responsibilities

1.    To write simulation files for the current VHDL control and filter codes to make performance analysis.

2.    To recommend any restructuring of the ARIA Photonics firmware.

3.    To provide updated FDIR and risk analysis updates using Xilinx critical bits methodology.

4.    To support the hardware and software implementation of new ADC and DAC filters and configurations

5.    To create digital test result logs that details the ARIA Photonics payload performance.

6.    To provide general support towards the ARIA Photonics project document delivery.

N.B. The above list is not exhaustive.

About You

It is essential that candidates have: 

Broad practical work experience in FPGA hardware development and VHDL simulation.

How to apply

Email Dr Chris Bridges (c.p.bridges@surrey.ac.uk) for all other enquiries.

Closing Date: 20 May 2025

Area: Technical & Experimental

Salary: £31,637 per annum Fixed Term until 05/10/2026